

Function	SoC Pin Name	Bank	Ball	Net Name	SideA	SideC	Net Name	Ball	Bank	SoC Pin Name	Function
Power-supply pins for Bank 34(H Bank) / Input				VDDIO_34_P1	PC	C1	GND				
BANK 34 Select 10	10_L18P_T1_34	Bank 34	V25	10_B34_LN18_A3	C2	RQ18IB_T18P					Ethernet Data 0 Positive
BANK 34 Select 10	10_L18N_T1_34	Bank 34	M55	10_B34_LN18_A3	C3	RQ18IB_T18N					Ethernet Data 0 Negative
BANK 34 Select 10	10_L12P_T3_34	Bank 35	M54	10_B35_LP12_A4	B6	GND					
BANK 35 Select 10	10_L23N_T3_35	Bank 35	M55	10_B35_LN23_A5	C5	RQ18IB_T18P1					Ethernet Data 1 Positive
BANK 34 Select 10	10_L6P_T8_34	Bank 34	P14	10_B34_LN6_A7	B6	RQ18IB_T18N1					Ethernet Data 1 Negative
BANK 34 Select 10	10_L6N_T8_VREF_34	Bank 34	R14	10_B34_LN6_A8	C8	RQ18IB_T18P2					Ethernet Data 2 Positive
BANK 34 Select 10	10_L18P_T3_34	Bank 34	T14	10_B34_LN18_A9	C9	RQ18IB_T18N2					Ethernet Data 2 Negative
BANK 34 Select 10	10_L5N_T8_34	Bank 34	T15	10_B34_LN5_A10	C10	GND					
BANK 34 Select 10	10_L11P_T1_SRCC_34	Bank 34	U34	10_B34_LN11_A11	C11	RQ18IB_T18P3					Ethernet Data 3 Positive
BANK 34 Select 10	10_L11N_T1_SRCC_34	Bank 34	U35	10_B34_LN11_A13	C13	GND					Ethernet Data 3 Negative
BANK 34 Select 10	10_L18P_T3_00S_34	Bank 34	T16	10_B34_LP18_A14	C14	RQ18IB_T18B_LNK					Ethernet Link LED / Output / 1.8V IO Standard.
BANK 34 Select 10	10_L9N_T3_00S_34	Bank 34	U27	10_B34_LN9_A15	C15	RQ18IB_LED_ACT					Ethernet Status LED / Output / 1.8V IO Standard.
BANK 34 Select 10	10_L12P_T3_00S_34	Bank 34	V17	10_B34_LP12_A17	C17	MDIO_DATA	C10	Bank 581	PS_M1052_581		Ethernet PHY Management data clock output / 1.8V IO Standard
BANK 34 Select 10	10_L12N_T3_00S_34	Bank 34	V18	10_B34_LN12_A18	C18	PFPA_CONFIG_DONE	R11	Bank 8	DONE_0		Ethernet PHY Management data input/output / 1.8V IO Standard
BANK 34 Select 10	10_L18P_T3_34	Bank 34	R16	10_B34_LP18_A19	C19	BOOT_JP2					Active High, DONE indicates successful completion of configuration. / Output / 3.3V IO Standard
BANK 34 Select 10	10_L18N_T3_VREF_34	Bank 34	R17	10_B34_LN18_A20	C20	BOOT_JP2					Boot Mode setting / See Note
Output signal used to feed watchdog				MDT_FEED_OUT_A22	R22	C11	VDDIO_580_P5				Power-supply for Peripherals of Bank 580(3.3V) / Output.
Tie this signal to MDT_FEED_OUT to enable watchdog; leave open to disable watchdog.				MDT_FEED_IN_A23	C23	VCCTAT					Decryptor key memory backup supply / Input / If not used, should be tied to GND or 1.8V.
BANK 34 Select 10	10_L18P_T3_34	Bank 34	V16	10_B34_LP18_A24	C24	PS_M1031(USBHS_D7)	C18	Bank 581	PS_M1039_581		Bank 581 R10 / USB1 Controller Signal by default / 1.8V IO Standard
BANK 34 Select 10	10_L18N_T3_34	Bank 34	M56	10_B34_LN18_A25	C25	PS_M1028(USBHS_WT)	E16	Bank 581	PS_M1031_581		Bank 581 R10 / USB1 Controller Signal by default / 1.8V IO Standard
BANK 34 Select 10	10_L16P_T3_34	Bank 34	V20	10_B34_LP16_A27	C27	PS_M1030(USBHS_D4)	C16	Bank 581	PS_M1028_581		Bank 581 R10 / USB1 Controller Signal by default / 1.8V IO Standard
BANK 34 Select 10	10_L16N_T3_34	Bank 34	M20	10_B34_LN16_A28	C28	PS_M1033(USBHS_STP)	C15	Bank 581	PS_M1030_581		Bank 581 R10 / USB1 Controller Signal by default / 1.8V IO Standard
BANK 34 Select 10	10_L15P_T3_00S_34	Bank 34	T20	10_B34_LP15_A29	C29	PS_M1031(USBHS_D1)	D15	Bank 581	PS_M1033_581		Bank 581 R10 / USB1 Controller Signal by default / 1.8V IO Standard
BANK 34 Select 10	10_L15N_T3_00S_34	Bank 34	U20	10_B34_LN15_A30	C30	PS_M1034(USBHS_D0)	D16	Bank 581	PS_M1036_581		Bank 581 R10 / USB1 Controller Signal by default / 1.8V IO Standard
BANK 34 Select 10	10_L17P_T1_34	Bank 34	V16	10_B34_LN17_A31	C31	PS_M1034(USBHS_D2)	A12	Bank 581	PS_M1034_581		Bank 581 R10 / USB1 Controller Signal by default / 1.8V IO Standard
BANK 34 Select 10	10_L17N_T1_34	Bank 34	V17	10_B34_LN17_A32	C32	PS_M1038(USBHS_D6)	E13	Bank 581	PS_M1038_581		Bank 581 R10 / USB1 Controller Signal by default / 1.8V IO Standard
BANK 34 Select 10	10_L17N_T1_34	Bank 34	V19	10_B34_LN17_A35	C35	PS_M1038(USBHS_C14)	A11	Bank 581	PS_M1036_581		Bank 581 R10 / USB1 Controller Signal by default / 1.8V IO Standard
BANK 34 Select 10	10_L12P_T3_34	Bank 34	P15	10_B34_LP12_A37	C37	PS_M1037(USBHS_D5)	F12	Bank 581	PS_M1035_581		Bank 581 R10 / USB1 Controller Signal by default / 1.8V IO Standard
BANK 34 Select 10	10_L12N_T3_34	Bank 34	P16	10_B34_LN12_A38	C38	SDIO0_CMD	A10	Bank 581	PS_M1037_581		Bank 581 R10 / USB1 Controller Signal by default / 1.8V IO Standard
BANK 34 Select 10	10_L12P_T3_34	Bank 34	V18	10_B34_LP12_A39	C39	SDIO0_CD	C17	Bank 581	PS_M1043_581		SDIO0 Command / 1.8V IO Standard
BANK 34 Select 10	10_L12N_T3_34	Bank 34	M59	10_B34_LN12_A40	C40	SDIO0_CLK	D15	Bank 581	PS_M1045_581		SDIO0 Card Detection / 1.8V IO Standard
BANK 34 Select 10	10_L12P_T3_34	Bank 34	V19	10_B34_LN12_A41	C41	SDIO0_CMD	D16	Bank 581	PS_M1046_581		SDIO0 Data 4 / 1.8V IO Standard
BANK 34 Select 10	10_L12N_T3_34	Bank 34	M59	10_B34_LN12_A42	C42	SDIO0_D1	F13	Bank 581	PS_M1044_581		SDIO0 Clock / 1.8V IO Standard
BANK 34 Select 10	10_L12P_T1_MRCC_34	Bank 34	U18	10_B34_LP12_A43	C43	SDIO0_D2	E17	Bank 581	PS_M1043_581		SDIO0 Data 3 / 1.8V IO Standard
BANK 34 Select 10	10_L12N_T1_MRCC_34	Bank 34	U19	10_B34_LN12_A44	C44	SDIO0_D3	A9	Bank 581	PS_M1043_581		SDIO0 Data 2 / 1.8V IO Standard
BANK 34 Select 10	10_L12P_T1_34	Bank 34	T17	10_B34_LP12_A45	C45	SDIO0_D4	B12	Bank 581	PS_M1046_581		SDIO0 Data 1 / 1.8V IO Standard
BANK 34 Select 10	10_L12N_T1_34	Bank 34	R18	10_B34_LN12_A46	C46	SDIO0_D5	C12	Bank 581	PS_M1049_581		Debug UART TX / 1.8V IO Standard
BANK 34 Select 10	10_L12P_T3_34	Bank 34	N17	10_B34_LP12_A47	C47	SDIO0_D6	D8	Bank 580	PS_M107_580		Debug UART RX / 1.8V IO Standard
BANK 34 Select 10	10_L12N_T3_34	Bank 34	P18	10_B34_LN12_A48	C48	SDIO0_D7	L6	Bank 8	PROGRAM_B_0		Active-low signal used for system reset / Input / 3.3V IO Standard
BANK 34 Select 10	10_L12P_T3_34	Bank 34	N20	10_B34_LN12_A49	C49	SDIO0_D8					Set low to reset peripherals / Output / 3.3V IO Standard
BANK 34 Select 10	10_L12N_T3_34	Bank 34	P20	10_B34_LN12_A50	C50	SDIO0_D9					Active Low, asynchronous reset to configuration logic. / Input / 3.3V IO Standard
BANK 35 Select 10	10_L8P_T1_A018P_35	Bank 35	M17	10_B35_LP8_A51	C51	SDIO0_D10					XADC analog supply voltage(1.8V). / Output for Peripherals.
BANK 35 Select 10	10_L8N_T1_A018N_35	Bank 35	M18	10_B35_LN8_A52	C52	SDIO0_D11					XADC analog ground
BANK 35 Select 10	10_L12P_T3_MRCC_34	Bank 34	N18	10_B35_LP12_A53	C53	SDIO0_D12					Open-Drain output signal, high voltage indicates 50W Power Good.
BANK 35 Select 10	10_L12N_T3_MRCC_34	Bank 34	P19	10_B35_LN12_A54	C54	SDIO0_D13					Power-supply for Peripherals of Bank 581(1.8V) / Output.
BANK 35 Select 10	10_L12P_T3_MRCC_34	Bank 34	P19	10_B35_LN12_A55	C55	SDIO0_D14					OCV5 PowerSupply / Input
BANK 35 Select 10	10_L12N_T3_MRCC_34	Bank 34	P19	10_B35_LN12_A56	C56	SDIO0_D15					OCV5 PowerSupply / Input

Function	SoC Pin Name	Bank	Ball	Net Name	SideA	SideC	Net Name	Ball	Bank	SoC Pin Name	Function
Power-supply pins for Bank 35(H Bank) / Input				VDDIO_35_P1	PC	B1	GND				
BANK 35 Select 10	10_L17P_T1_A020P_35	Bank 35	M19	10_B35_LP17_B2	B2	ITAG_T0X					JTAG Test Clock / 3.3V IO Standard
BANK 35 Select 10	10_L17N_T1_A020N_35	Bank 35	M20	10_B35_LN17_B3	B3	ITAG_T0Y	F9	Bank 8	T0X_0		JTAG Test Data Input / 3.3V IO Standard
BANK 35 Select 10	10_L12P_T3_00S_A014P_35	Bank 35	N15	10_B35_LP12_B4	B4	ITAG_T00	F6	Bank 8	T0Y_0		JTAG Test Data Output / 3.3V IO Standard
BANK 35 Select 10	10_L12N_T3_00S_A014N_35	Bank 35	N16	10_B35_LN12_B5	B5	ITAG_T01	F5	Bank 8	T00_0		JTAG Test Mode Select / 3.3V IO Standard
BANK 35 Select 10	10_L12P_T1_MRCC_35	Bank 35	R17	10_B35_LP12_B7	B7	IO_B35_LP12					
BANK 35 Select 10	10_L12N_T1_MRCC_35	Bank 35	R18	10_B35_LN12_B8	B8	IO_B35_LN12					
BANK 35 Select 10	10_L18P_T3_00S_A014P_35	Bank 35	L19	10_B35_LP18_B9	B9	IO_B35_LP18					
BANK 35 Select 10	10_L18N_T3_00S_A014N_35	Bank 35	L20	10_B35_LN18_B10	B10	IO_B35_LN18					
BANK 35 Select 10	10_L17P_T3_A020P_35	Bank 35	J20	10_B35_LP17_B11	B11	IO_B35_LP17					
BANK 35 Select 10	10_L17N_T3_A020N_35	Bank 35	J20	10_B35_LN17_B11	B11	IO_B35_LN17					
BANK 35 Select 10	10_L14P_T3_A014P_SRCC_35	Bank 35	J18	10_B35_LP14_B14	B14	IO_B35_LP14					
BANK 35 Select 10	10_L14N_T3_A014N_SRCC_35	Bank 35	J18	10_B35_LN14_B15	B15	IO_B35_LN14					
BANK 35 Select 10	10_L12P_T3_A020P_35	Bank 35	L14	10_B35_LP12_B12	B12	IO_B35_LP12					
BANK 35 Select 10	10_L12N_T3_A020N_35	Bank 35	L15	10_B35_LN12_B13	B13	IO_B35_LN12					
BANK 35 Select 10	10_L14P_T3_A014P_SRCC_35	Bank 35	J18	10_B35_LP14_B14	B14	IO_B35_LP14					
BANK 35 Select 10	10_L14N_T3_A014N_SRCC_35	Bank 35	J18	10_B35_LN14_B15	B15	IO_B35_LN14					
BANK 35 Select 10	10_L12P_T3_A020P_35	Bank 35	L14	10_B35_LP12_B12	B12	IO_B35_LP12					
BANK 35 Select 10	10_L12N_T3_A020N_35	Bank 35	L15	10_B35_LN12_B13	B13	IO_B35_LN12					
BANK 35 Select 10	10_L14P_T3_A014P_SRCC_35	Bank 35	J18	10_B35_LP14_B14	B14	IO_B35_LP14					
BANK 35 Select 10	10_L14N_T3_A014N_SRCC_35	Bank 35	J18	10_B35_LN14_B15	B15	IO_B35_LN14					
BANK 35 Select 10	10_L12P_T3_A020P_35	Bank 35	L14	10_B35_LP12_B12	B12	IO_B35_LP12					
BANK 35 Select 10	10_L12N_T3_A020N_35	Bank 35	L15	10_B35_LN12_B13	B13	IO_B35_LN12					
BANK 35 Select 10	10_L14P_T3_A014P_SRCC_35	Bank 35	J18	10_B35_LP14_B14	B14	IO_B35_LP14					
BANK 35 Select 10	10_L14N_T3_A014N_SRCC_35	Bank 35	J18	10_B35_LN14_B15	B15	IO_B35_LN14					
BANK 35 Select 10	10_L12P_T3_A020P_35	Bank 35	L14	10_B35_LP12_B12	B12	IO_B35_LP12					
BANK 35 Select 10	10_L12N_T3_A020N_35	Bank 35	L15	10_B35_LN12_B13	B13	IO_B35_LN12					
BANK 35 Select 10	10_L14P_T3_A014P_SRCC_35	Bank 35	J18	10_B35_LP14_B14	B14	IO_B35_LP14					
BANK 35 Select 10	10_L14N_T3_A014N_SRCC_35	Bank 35	J18	10_B35_LN14_B15	B15	IO_B35_LN14					
BANK 35 Select 10	10_L12P_T3_A020P_35	Bank 35	L14	10_B35_LP12_B12	B12	IO_B35_LP12					
BANK 35 Select 10	10_L12N_T3_A020N_35	Bank 35	L15	10_B35_LN12_B13	B13	IO_B35_LN12					
BANK 35 Select 10	10_L14P_T3_A014P_SRCC_35	Bank 35	J18	10_B35_LP14_B14	B14	IO_B35_LP14					
BANK 35 Select 10	10_L14N_T3_A014N_SRCC_35	Bank 35	J18	10_B35_LN14_B15	B15	IO_B35_LN14					
BANK 35 Select 10	10_L12P_T3_A020P_35	Bank 35	L14	10_B35_LP12_B12	B12	IO_B35_LP12					
BANK 35 Select 10	10_L12N_T3_A020N_35	Bank 35	L15	10_B35_LN12_B13	B13	IO_B35_LN12					
BANK 35 Select 10	10_L14P_T3_A014P_SRCC_35	Bank 35	J18	10_B35_LP14_B14	B14	IO_B35_LP14					
BANK 35 Select 10	10_L14N_T3_A014N_SRCC_35	Bank 35	J18	10_B35_LN14_B15	B15	IO_B35_LN14					
BANK 35 Select 10	10_L12P_T3_A020P_35	Bank 35	L14	10_B35_LP12_B12	B12	IO_B35_LP12					
BANK 35 Select 10	10_L12N_T3_A020N_35	Bank 35	L15	10_B35_LN12_B13	B13	IO_B35_LN12					
BANK 35 Select 10	10_L14P_T3_A014P_SRCC_35	Bank 35	J18	10_B35_LP14_B14	B14	IO_B35_LP14					
BANK 35 Select 10	10_L14N_T3_A014N_SRCC_35	Bank 35	J18	10_B35_LN14_B15	B15	IO_B35_LN14					
BANK 35 Select 10	10_L12P_T3_A020P_35	Bank 35	L14	10_B35_LP12_B12	B12	IO_B35_LP12					
BANK 35 Select 10	10_L12N_T3_A020N_35	Bank 35	L15	10_B35_LN12_B13	B13	IO_B35_LN12					
BANK 35 Select 10	10_L14P_T3_A014P_SRCC_35	Bank 35	J18	10_B35_LP14_B14	B14	IO_B35_LP14					
BANK 35 Select 10	10_L14N_T3_A014N_SRCC_35	Bank 35	J18	10_B35_LN14_B15	B15	IO_B35_LN14					
BANK 35 Select 10	10_L12P_T3_A020P_35	Bank 35	L14	10_B35_LP12_B12	B12	IO_B35_LP12					
BANK 35 Select 10	10_L12N_T3_A020N_35	Bank 35	L15	10_B35_LN12_B13	B13	IO_B35_LN12					
BANK 35 Select 10	10_L14P_T3_A014P_SRCC_35	Bank 35	J18	10_B35_LP14_B14	B14	IO_B35_LP14					
BANK 35 Select 10	10_L14N_T3_A014N_SRCC_35	Bank 35	J18	10_B35_LN14_B15	B15	IO_B35_LN14					
BANK 35 Select 10	10_L12P_T3_A020P_35	Bank 35	L14	10_B35_LP12_B12	B12	IO_B35_LP12					
BANK 35 Select 10	10_L12N_T3_A020N_35	Bank 35	L15	10_B35_LN12_B13	B13	IO_B35_LN12					
BANK 35 Select 10	10_L14P_T3_A014P_SRCC_35	Bank 35	J18	10_B35_LP14_B14	B14	IO_B35_LP14					
BANK 35 Select 10	10_L14N_T3_A014N_SRCC_35	Bank 35	J18	10_B35_LN14							